Machine Learning Based Power Estimation for CMOS VLSI Circuits
نویسندگان
چکیده
Nowadays, machine learning (ML) algorithms are receiving massive attention in most of the engineering application since it has capability complex systems modeling using historical data. Estimation power for CMOS VLSI circuit various attributes is proposed passive learning-based technique. The method uses supervised method, which provides a fast and accurate estimation without affecting accuracy system. Power random forest algorithm relatively new. Accurate circuits estimated by model optimized tuned multiobjective NSGA-II algorithm. It inferred from experimental results testing error varies 1.4% to 6.8% terms Mean Square Error 1.46e-06 when compared BPNN. Statistical like coefficient determination (R) Root (RMSE) done proven that Forest best choice with high 0.99938, low RMSE 0.000116.
منابع مشابه
Power Consumption Estimation in CMOS VLSI Chips
Power consumption from logic circuits, interconnections, dock distribution, on chip memories, and off chip driving in CMOS VLSI is estimated. Estimation methods are demonstrated and verified. An estimate tool is created. Power consumption distribution between ~ I I ~ I T O M ~ C ~ ~ O I W , clock distribution, logic gates, memories, and off chip driving are analyzed by examples. Comparisons are...
متن کاملPower Simulation and Estimation in VLSI Circuits
In the past the major concerns of the VLSI designer were area speed and cost power consideration was typically of secondary importance In recent years how ever this has begun to change and increasingly power is being given comparable weight to other design considerations Several factors have contributed to this trend including the remarkable success and growth of the class of battery powered pe...
متن کاملPeak Crosstalk Noise Estimation in CMOS VLSI Circuits
|Interconnect between a CMOS driver and receiver can be modeled as a lossy transmission line in high speed CMOS VLSI circuits as transition times become comparable to or less than the time of ight delay of the signal through the interconnect. In this discussion, a linear resistor model is used to approximate the CMOS driver stage, and the CMOS receiver is modeled as a capacitor. A closed form e...
متن کاملPeak power estimation of VLSI circuits: new peak power measures
New measures of peak power are proposed in the context of sequential circuits, and an efficient automatic procedure is presented to obtain very good lower bounds on these measures, as well as providing the actual input vectors that attain such bounds. Automatic generation of a functional vector loop for near-worst case power consumption is also attained. Experiments show that vector sequences g...
متن کاملIndependent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algo-
We present a genetic-algorithm-based approach forestimating the maximum power dissipation and instanta-neous current through supply lines for CMOS circuits. Ourapproach can handle large combinational and sequentialcircuits with arbitrary but known delays. To obtain accurateresults we extract the timing and current information fromtransistor-level and general-delay gate-l...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Applied Artificial Intelligence
سال: 2021
ISSN: ['0883-9514', '1087-6545']
DOI: https://doi.org/10.1080/08839514.2021.1966885